Full PDF Text Transcription for MPS6500 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
MPS6500. For precise diagrams, and layout, please refer to the original PDF.
, . .commodore ~ aarnlconduCl:ar group ~UYAJ@~ MPS 6500/1 ONE-CHIP MICROCOMPUTER 8500/1 ONE-CHIP MICROCOMPUTER INTRODucnoN The MOS Technology 6500/1 Is a complete, high-p...
View more extracted text
ROCOMPUTER INTRODucnoN The MOS Technology 6500/1 Is a complete, high-performance 8-blt NMOS microcomputer on a single chip, and Is totally upward/downward software compatible with all members of the 6500 family. The 650011 consists of a 6502 CPU, an Internal clock oscillator, 2048 bytes of Read Only Memory (ROM), 64 bytes of Random Access Memory (RAM) and flexible Interface circuitry. The· interface circuitry includes a 18-blt programmable counter/latch with four operating modes, 32 bidirectional Input/output lines (Including two edgesensitive lines), five Interrupts and a counter I/O line.
MPS6500 Datasheet
