Full PDF Text Transcription for MPS6530 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
MPS6530. For precise diagrams, and layout, please refer to the original PDF.
,..,commodore ~ semiconductor group ~~@~ MPS 6530 MEMORY, I/O, TIMER ARRAY 6530 (MEMORY, I/O, TIMER ARRAY) DESCRIPTION The 6530 is designed to operate in conjunction with...
View more extracted text
ARRAY) DESCRIPTION The 6530 is designed to operate in conjunction with the 650X Microprocessor Family. It is comprised of a mask programmable 1024 x8 ROM,a 64x8 static RAM, two software controlled 8bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, and a software programmable interval timer with interrupt, capable of timing in various intervals from 1 to 262,144 clock periods.