Datasheet4U Logo Datasheet4U.com

CY14V116F7 - 16-Mbit nvSRAM

Features

  • 16-Mbit nonvolatile static random access memory (nvSRAM).
  • Performance up to 33 MT/s per I/O.
  • Maximum data throughput using ×16 bus.
  • 528 Mbps.
  • Industry-standard asynchronous NAND Flash interface with reduced instruction set.
  • Shared address, data, and command bus.
  • Address and command bus is 8 bits.
  • Command is sent in one or two command cycles.
  • Address is sent in five address cycles.
  • Data bus width is ×8 or ×16 bits.
  • Modes.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY14V101PS 1-Mbit (128K x 8) Quad SPI nvSRAM Cypress
CY14ACS Quartz Crystal Low Profile HC49S Leaded Crystal Crystek Corporation
CY14ACSMD Quartz Crystal Surface Mount HC49S SMD Crystal Crystek Corporation
CY14APS Quartz Crystal Low Profile HC49S Leaded Crystal Crystek Corporation
CY14APSMD Quartz Crystal Surface Mount HC49S SMD Crystal Crystek Corporation

Other Datasheets by Cypress (Infineon)

Part Number Description
CY14V116G7 16-Mbit nvSRAM
CY14V116N 16-Mbit (1024 K x 16) nvSRAM
CY14V101LA 1-Mbit nvSRAM
CY14V101NA 1-Mbit nvSRAM
CY14V101Q3 1 Mbit (128 K x 8) Serial SPI nvSRAM

Full PDF Text Transcription

Click to expand full text
CY14V116F7 CY14V116G7 16-Mbit nvSRAM with Asynchronous NAND Interface 16-Mbit nvSRAM with Asynchronous NAND Interface Features ■ 16-Mbit nonvolatile static random access memory (nvSRAM) ❐ Performance up to 33 MT/s per I/O ❐ Maximum data throughput using ×16 bus – 528 Mbps ❐ Industry-standard asynchronous NAND Flash interface with reduced instruction set ❐ Shared address, data, and command bus • Address and command bus is 8 bits • Command is sent in one or two command cycles • Address is sent in five address cycles • Data bus width is ×8 or ×16 bits ■ Modes of operation: ❐ Asynchronous NAND Interface I/O with 30-ns access time ❐ Status Register with a software method for detecting the following: • Nonvolatile STORE completion • Pass/Fail condition of previous command • Write protect status
Published: |