Datasheet4U Logo Datasheet4U.com

CY2DL818 - 1:8 Clock Fanout Buffer

General Description

This Cypress series of network circuits is produced using advanced 0.35-micron CMOS technology, achieving the industry’s fastest logic.

Key Features

  • Low voltage operation VDD = 3.3V 1:8 fanout Single-input-configurable for LVDS, LVPECL, or LVTTL 8 pair of LVDS Outputs Drives either a 50-ohm or 100-ohm load (selectable) Low input capacitance Low output skew Low propagation delay Typical (tpd < 4 ns) Packages available include: TSSOP Does not exceed Bellcore 802.3 standards Operation at => 350 MHz.
  • 700 Mbps.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY2DL1504 1:4 Differential LVDS Fanout Buffer Cypress
CY2DP1510 1:10 LVPECL Fanout Buffer Cypress
CY2DP814 1:4 Clock Fanout Buffer Cypress
CY20AAJ-8F Nch IGBT for STROBE FLASHER Powerex Power Semiconductors
CY20AAJ-8H N Channel IGBT Renesas

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY2DL814 1:4 Clock Fanout Buffer
CY2DL1510 1:10 Differential LVDS Fanout Buffer
CY2DM1502 1:2 CML Fanout Buffer
CY2DP1502 1:2 LVPECL Fanout Buffer
CY2DP1504 1:4 LVPECL Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY2DL818 1:8 Clock Fanout Buffer Features • • • • • • • • • • • • • Low voltage operation VDD = 3.3V 1:8 fanout Single-input-configurable for LVDS, LVPECL, or LVTTL 8 pair of LVDS Outputs Drives either a 50-ohm or 100-ohm load (selectable) Low input capacitance Low output skew Low propagation delay Typical (tpd < 4 ns) Packages available include: TSSOP Does not exceed Bellcore 802.3 standards Operation at => 350 MHz – 700 Mbps Description This Cypress series of network circuits is produced using advanced 0.35-micron CMOS technology, achieving the industry’s fastest logic. The Cypress CY2DL818 fanout buffer features a single LVDS or a single-ended LVTTL-compatible input and eight LVDS output pairs.