CY7C133 Datasheet, Cypress Semiconductor

* True dual-ported memory cells which allow simultaneous reads of the same memory location
* 2K x 16 organization
* 0.65-micron CMOS for optimum speed/power <.

requiring shared or buffered data, such as cache memory for DSP, bit-slice, or multiprocessor designs. Each port has ind.