CY7C1917BV18 sram equivalent, 1.8v synchronous pipelined sram.
Functional Description
* 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)
* 300-MHz clock for high bandwidth
* 4-Word burst for reducing address bus fre.
* 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)
* 300-MHz clock for high bandwidth
* 4-Word burst for reducing address bus frequency
* Double Data Rate (DDR) interfaces
(data transferred at 600MHz) @ 300 MHz
* Two input cl.
Image gallery
Download