CY7C2245KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture

Cypress Semiconductor

Description

CY7C2245KV18 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture .

📥 Download Datasheet

CY7C2245KV18 Datasheet Preview — Preview of CY7C2245KV18 PDF

Datasheet Specifications

Part number: CY7C2245KV18
Manufacturer: Cypress Semiconductor
File Size: 1.18 MB
Datasheet: CY7C2245KV18-CypressSemiconductor.pdf
Description: 36-Mbit QDR II+ SRAM Four-Word Burst Architecture

Features

* Separate independent read and write data ports
* Supports concurrent transactions
* 450 MHz clock for high bandwidth
* Four-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces on both read and write ports (data transferred at 900 MHz) at 450 MHz

CY7C2245KV18 Distributors

📁 Related Datasheet

CY7C225 CY7C277 CY7C008 CY7C008V CY7C009 CY7C009V

📌 All Tags

CY7C2245KV18 36-Mbit QDR II + SRAM Four-Word Burst Architecture Cypress Semiconductor

Cypress Semiconductor CY7C2245KV18-like datasheet