CY91520 Datasheet, Cypress Semiconductor

FR81S CPU Core
* 32-bit RISC, load/store architecture, pipeline 5-stage structure
* Maximum operating frequency: 80 MHz (Source oscillation = 4.0 MHz and 20 multi.

 Memory-to-memory transfer instruction  Bit processing instruction  Barrel shift order etc.
* High-level language.