CY91590 Key Features
- 32-bit RISC, load/store architecture, pipeline 5-stage structure
- Maximum operating frequency
- General-purpose register: 32 bits ×16 sets
- 16-bit fixed length instructions (basic instruction), 1 instruction per cycle
- Instructions appropriate to embedded