Datasheet4U Logo Datasheet4U.com

DP80390 - Pipelined High Performance 8-bit Microcontroller

General Description

PIN clk reset port0i[7:0] port1i[7:0] port2i[7:0] port3i[7:0] iprgramsize[2:0] iprgromsize[2:0] prgramdata[7:0] prgromdata[7:0] sxdmdatai[7:0] xdatai[7:0] TYPE input input input input input input input input input input in

Key Features

  • 100% software compatible with industry standard 80390 & 8051 ○ LARGE mode.
  • 8051 instruction set ○ FLAT mode.
  • 80390 instruction set.
  • Pipelined RISC architecture enables to execute instructions 10 times faster compared to standard 8051 24 times faster multiplication 12 times faster addition Up to 256 bytes of internal (on-chip) Data Memory Up to 8M bytes of linear Program Memory ○ 64 kB of internal (on-chip) Program Memory ○ 8 MB external (off-chip) Program Memory.

📥 Download Datasheet

Datasheet Details

Part number DP80390
Manufacturer Digital Core Design
File Size 450.28 KB
Description Pipelined High Performance 8-bit Microcontroller
Datasheet download datasheet DP80390 Datasheet

Full PDF Text Transcription for DP80390 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DP80390. For precise diagrams, and layout, please refer to the original PDF.

www.DataSheet4U.com DP80390 Pipelined High Performance 8-bit Microcontroller ver 4.02 OVERVIEW DP80390 is an ultra high performance, speed optimized soft core of a single...

View more extracted text
90 is an ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast (typically on-chip) and slow (offchip) memories. It supports up to 8 MB of linear code and 16 MB of linear data spaces. The core has been designed with a special concern about performance to power consumption ratio. This ratio is extended by an advanced power management unit PMU. DP80390 soft core is 100% binarycompatible with the industry standard 80390 & 8051 8-bit microcontrollers. There are two configurations of DP80390: Harward where internal data and program buses are separated, and v