Datasheet4U Logo Datasheet4U.com

74AUP1G04 - SINGLE INVERTER GATE

Datasheet Summary

Description

The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.

The 74AUP1G04 is a single inverter gate with a standard push-pull output designed for operation over a power supply range of 0.8V to 3.6V.

Features

  • Advanced Ultra Low Power (AUP) CMOS.
  • Supply Voltage Range from 0.8V to 3.6V.
  • ±4 mA Output Drive at 3.0V.
  • Low Static Power Consumption ICC < 0.9µA.
  • Low Dynamic Power Consumption CPD = 6.1pF (Typical at 3.6V).
  • Schmitt Trigger Action at all inputs makes the circuit tolerant for slower input rise and fall time. The hysteresis is typically 250mV at VCC = 3.0V.
  • IOFF Supports Partial-Power-Down Mode Operation.
  • ESD Protection Exce.

📥 Download Datasheet

Datasheet preview – 74AUP1G04

Datasheet Details

Part number 74AUP1G04
Manufacturer DIODES
File Size 337.72 KB
Description SINGLE INVERTER GATE
Datasheet download datasheet 74AUP1G04 Datasheet
Additional preview pages of the 74AUP1G04 datasheet.

📁 Similar Datasheet

Other Datasheets by Diodes

Full PDF Text Transcription

Click to expand full text
Description The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP1G04 is a single inverter gate with a standard push-pull output designed for operation over a power supply range of 0.8V to 3.6V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing damaging current backflow when the device is powered down. The gate performs the positive Boolean function: Y=A Features • Advanced Ultra Low Power (AUP) CMOS • Supply Voltage Range from 0.8V to 3.6V • ±4 mA Output Drive at 3.0V • Low Static Power Consumption ICC < 0.9µA • Low Dynamic Power Consumption CPD = 6.1pF (Typical at 3.
Published: |