Datasheet4U Logo Datasheet4U.com

74LV132AS14 - QUADRUPLE 2-INPUT NAND GATES

Download the 74LV132AS14 datasheet PDF. This datasheet also covers the 74LV132A variant, as both devices belong to the same quadruple 2-input nand gates family and are provided as variant models within a single manufacturer datasheet.

Description

The 74LV132A provides provides four independent 2-input NAND gates with standard push-pull outputs.

Each input is a Schmitt Trigger device with a significant amount of hysteresis suiting the device for noisy environments.

Features

  • Wide Supply Voltage Range from 2.0V to 5.5V.
  • Sinks or sources 12mA at VCC = 4.5V.
  • CMOS low power consumption.
  • IOFF Supports Partial -Power Down Operation.
  • Inputs or Outputs accept up to 5.5V.
  • Inputs can be driven by 3.3V or 5V allowing for voltage translation.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74LV132A-Diodes.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LV132A QUADRUPLE 2-INPUT NAND GATES WITH SCHMITT TRIGGER INPUTS Description Pin Assignments The 74LV132A provides provides four independent 2-input NAND gates with standard push-pull outputs. Each input is a Schmitt Trigger device with a significant amount of hysteresis suiting the device for noisy environments. The device is designed for operation with a power supply range of 2.0V to 5.5V. The inputs are tolerant to 5.5V allowing this device to be used in a mixed voltage environment. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down.
Published: |