M12L128324A-5BG2E dram equivalent, synchronous dram.
JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency (2 & 3) - Burst Length (.
BALL CONFIGURATION (TOP VIEW)
(BGA90, 8mmX13mmX1mm Body, 0.8mm Ball Pitch)
1
2
3 456
7
8
9
A DQ26 DQ24 VSS
VDD.
The M12L128324A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 32 bits. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. R.
Image gallery
TAGS
Download (Size : 964.71KB)