Datasheet4U Logo Datasheet4U.com

EBE21RD4AEFA-6 - 2GB Registered DDR2 SDRAM DIMM

General Description

The EBE21RD4AEFA is a 256M words × 72 bits, 2 ranks DDR2 SDRAM Module, mounting 36 pieces of 512M bits DDR2 SDRAM sealed in FBGA package.

Read and write operations are performed at the cross points of the CK and the /CK.

Key Features

  • 240-pin socket type dual in line memory module (DIMM)  PCB height: 30.0mm  Lead pitch: 1.0mm  Lead-free (RoHS compliant).
  • Power supply: VDD = 1.8V ± 0.1V.
  • Data rate: 667Mbps (max. ).
  • SSTL_18 compatible I/O.
  • Double-data-rate architecture: two data transfers per clock cycle.
  • Bi-directional, data strobe (DQS and /DQS) is transmitted /received with data, to be used in capturing data at the receiver.
  • DQS is edge aligned with data for R.

📥 Download Datasheet

Datasheet Details

Part number EBE21RD4AEFA-6
Manufacturer Elpida Memory
File Size 230.47 KB
Description 2GB Registered DDR2 SDRAM DIMM
Datasheet download datasheet EBE21RD4AEFA-6 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by Elpida Memory

Part Number Description
EBE21RD4AEFA 2GB Registered DDR2 SDRAM DIMM
EBE21RD4ABHA 2GB Registered DDR2 SDRAM DIMM
EBE21RD4AGFA 2GB Registered DDR2 SDRAM DIMM
EBE21RD4AGFB 2GB Registered DDR2 SDRAM DIMM
EBE21RD4AJFA 2GB Registered DDR2 SDRAM DIMM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DATA SHEET www.DataSheet4U.com 2GB Registered DDR2 SDRAM DIMM EBE21RD4AEFA-6 (256M words × 72 bits, 2 Ranks) Description The EBE21RD4AEFA is a 256M words × 72 bits, 2 ranks DDR2 SDRAM Module, mounting 36 pieces of 512M bits DDR2 SDRAM sealed in FBGA package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 4bits prefetch-pipelined architecture. Data strobe (DQS and /DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology.