Datasheet4U Logo Datasheet4U.com

EM6GC16EWKE - 64M x 16 bit DDR3 Synchronous DRAM

Features

  • JEDEC Standard Compliant.
  • Power supplies: VDD & VDDQ = +1.5V ± 0.075V.
  • Operating temperature: 0~95°C (TC).
  • Supports JEDEC clock jitter specification.
  • Fully synchronous operation.
  • Fast clock rate: 667/800/933MHz.
  • Differential Clock, CK & CK#.
  • Bidirectional differential data strobe - DQS & DQS#.
  • 8 internal banks for concurrent operation.
  • 8n-bit prefetch architecture.
  • Pipelined internal architecture.

📥 Download Datasheet

Datasheet Details

Part number EM6GC16EWKE
Manufacturer Etron Technology
File Size 830.16 KB
Description 64M x 16 bit DDR3 Synchronous DRAM
Datasheet download datasheet EM6GC16EWKE Datasheet

📁 Similar Datasheet

  • EM6GE16EWXC - 256M x 16 bit DDR3 Synchronous DRAM (EtronTech)
  • EM60000 - Stereo Four Channels 8-Bit Based Sound Processor (ELAN Microelectronics Corp)
  • EM60001 - Stereo Four Channels 8-Bit Based Sound Processor (ELAN Microelectronics)
  • EM60101 - Stereo Four Channels 8-Bit Based Sound Processor (ELAN Microelectronics)
  • EM6011 - Electret Condenser Microphone (UNIS)
  • EM60201 - Stereo Four Channels 8-Bit Based Sound Processor (ELAN Microelectronics)
  • EM603002 - DTCXO Temperature Compensated RealTime Clock/Calendar (EM MICROELECTRONIC)
  • EM60301 - Stereo Four Channels 8-Bit Based Sound Processor (ELAN Microelectronics)
  • EM60400 - Stereo Four Channels 8-Bit Based Sound Processor (ELAN Microelectronics)
  • EM60500 - Stereo Four Channels 8-Bit Based Sound Processor (ELAN Microelectronics)
Other Datasheets by Etron Technology

Full PDF Text Transcription

Click to expand full text
EtronTech EM6GC16EWKE 64M x 16 bit DDR3 Synchronous DRAM (SDRAM) Advance (Rev. 1.0, Jul. /2015) Features • JEDEC Standard Compliant • Power supplies: VDD & VDDQ = +1.5V ± 0.075V • Operating temperature: 0~95°C (TC) • Supports JEDEC clock jitter specification • Fully synchronous operation • Fast clock rate: 667/800/933MHz • Differential Clock, CK & CK# • Bidirectional differential data strobe - DQS & DQS# • 8 internal banks for concurrent operation • 8n-bit prefetch architecture • Pipelined internal architecture • Precharge & active power down • Programmable Mode & Extended Mode registers • Additive Latency (AL): 0, CL-1, CL-2 • Programmable Burst lengths: 4, 8 • Burst type: Sequential / Interleave • Output Driver Impedance Control • 8192 refresh cycles / 64ms - Average refresh period 7.
Published: |