Datasheet4U Logo Datasheet4U.com

74FR25900 - 9-Bit / 3-Port Latchable Datapath Multiplexer

Description

The 74FR25900 is a data bus multiplexer routing any of three 9-bit ports to any other one of the three ports.

Readback of data latched from any port onto itself is also possible.

The 74FR25900 maintains separate control of all latchenable, output enable and select inputs for maximum flexibility.

Features

  • s 25Ω series resistors in the port A and B outputs eliminate the need for external resistors when driving MOS inputs such as DRAM arrays s 9-bit data ports for systems carrying parity bits s Readback capability for system self checks. s Independent control lines for maximum flexibility s Guaranteed multiple output switching and 250 pF load delays s Outputs optimized for dynamic bus drive capability s PINV parity control facilitates system diagnostics s 74FR900 option available without output ser.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74FR25900 9-Bit, 3-Port Latchable Datapath Multiplexer July 1992 Revised August 1999 74FR25900 9-Bit, 3-Port Latchable Datapath Multiplexer with 25Ω Output Series Resistors General Description The 74FR25900 is a data bus multiplexer routing any of three 9-bit ports to any other one of the three ports. Readback of data latched from any port onto itself is also possible. The 74FR25900 maintains separate control of all latchenable, output enable and select inputs for maximum flexibility. PINV allows inversion of the data from the C8 to A8 or B8 path. This is useful for control of the parity bit in systems diagnostics. This device includes 25Ω resistors in series with A and B Port outputs.
Published: |