Datasheet4U Logo Datasheet4U.com

DM74ALS273 - Octal D-Type Edge-Triggered Flip-Flop

General Description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input.

Information at the D inputs meeting the setup requirements is transferred to the Q outputs on the positive-going edge of the clock pulse.

Key Features

  • s Switching specifications at 50 pF s Switching specifications guaranteed over full temperature and VCC range s Buffer-type outputs and improved AC offer significant advantage over DM74LS273. s Advanced oxide-isolated, ion-implanted Schottky TTL process s Functionally DM74LS273. and pin-for-pin compatible with Ordering Code: Order Number DM74ALS273WM DM74ALS273SJ DM74ALS273MSA DM74ALS273N Package Number M20B M20D MSA20 N20A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74ALS1011A Triple 3 Input AND Buffer National
DM74ALS1242 Quad Bidirectional Bus Drivers National Semiconductor
DM74ALS1242A Quad Bidirectional Bus Driver National
DM74ALS132 DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs National Semiconductor
DM74ALS138 3 to 8 Line Decoder/Demultiplexer National Semiconductor

Other Datasheets by Fairchild (onsemi)

Part Number Description
DM74ALS27 Triple 3-Input NOR Gate
DM74ALS20A Dual 4-Input NAND Gate
DM74ALS21A Dual 4-Input AND Gate
DM74ALS240A Octal 3-STATE Bus Driver
DM74ALS241A Octal 3-STATE Bus Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74ALS273 Octal D-Type Edge-Triggered Flip-Flop with Clear April 1984 Revised February 2000 DM74ALS273 Octal D-Type Edge-Triggered Flip-Flop with Clear General Description These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.