Datasheet4U Logo Datasheet4U.com

DM74LS169A - Synchronous 4-Bit Up/Down Binary Counter

Description

This synchronous presettable counter

Features

  • an internal carry look-ahead for cascading in high-speed counting.

📥 Download Datasheet

Datasheet preview – DM74LS169A

Datasheet Details

Part number DM74LS169A
Manufacturer Fairchild Semiconductor
File Size 213.79 KB
Description Synchronous 4-Bit Up/Down Binary Counter
Datasheet download datasheet DM74LS169A Datasheet
Additional preview pages of the DM74LS169A datasheet.

📁 Similar Datasheet

  • DM74LS169A - Synchronous 4-Bit Up/Down Binary Counter (National Semiconductor)
  • DM74LS161A - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • DM74LS163A - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • DM74LS164 - 8-Bit Serial In/Parallel Out Shift Registers (National Semiconductor)
  • DM74LS166 - 8-Bit Parallel-In/Serial-Out Shift Registers (National Semiconductor)
  • DM74LS10 - Triple 3-Input NAND Gates (National Semiconductor)
  • DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops (National Semiconductor)
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops (National Semiconductor)
  • DM74LS11 - Triple 3-Input AND Gates (National Semiconductor)
  • DM74LS112A - NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
Other Datasheets by Fairchild Semiconductor
  • DM74LS161A - Synchronous 4-Bit Binary Counters
  • DM74LS163A - Synchronous 4-Bit Binary Counters
  • DM74LS164 - 8-Bit Serial In/Parallel Out Shift Register
  • DM74LS165 - 8-Bit Parallel In/Serial Output Shift Registers
  • DM74LS166 - 8-Bit Parallel-In/Serial-Out Shift Register
  • DM74LS10 - Triple 3-Input NAND Gate
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flop
  • DM74LS11 - Triple 3-Input AND Gate

Full PDF Text Transcription

Click to expand full text
DM74LS169A Synchronous 4-Bit Up/Down Binary Counter April 1998 DM74LS169A Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs all change at the same time when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising edge of the clock waveform.
Published: |