Datasheet4U Logo Datasheet4U.com

DM74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs.

The J and K data is processed by the flip-flops on the falling edge of the clock pulse.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74S132 Quad 2-Input Schmitt Trigger NAND Gate National Semiconductor
DM74S157 QUAD 1 OF 2 LINE DATA SELECTORS/MULTIPLEXERS National Semiconductor
DM74S158 QUAD 1 OF 2 LINE DATA SELECTORS/MULTIPLEXERS National Semiconductor
DM74S161 Synchronous 4-Bit Binary Counters National Semiconductor
DM74S163 Synchronous 4-Bit Binary Counters National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM74S11 Triple 3-Input AND Gate
DM74S10 Triple 3-Input NAND Gate
DM74S133 13-Input NAND Gate
DM74S138 Decoder/Demultiplexer
DM74S139 Decoder/Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised April 2000 DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs General Description This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. Data on the J and K inputs can be changed while the clock is HIGH or LOW without affecting the outputs as long as setup and hold times are not violated.