DM74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

Fairchild Semiconductor

Datasheet Details

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs..

📁 Related Datasheet

DM74S132 - Quad 2-Input Schmitt Trigger NAND Gate (National Semiconductor)
DM74S157 - QUAD 1 OF 2 LINE DATA SELECTORS/MULTIPLEXERS (National Semiconductor)
DM74S158 - QUAD 1 OF 2 LINE DATA SELECTORS/MULTIPLEXERS (National Semiconductor)
DM74S161 - Synchronous 4-Bit Binary Counters (National Semiconductor)
DM74S163 - Synchronous 4-Bit Binary Counters (National Semiconductor)
DM74S181 - ARITHMETIC LOGIC UNIT/FUNCTION GENERATORS (National Semiconductor)
DM74S182 - LOOK - AHEAD CARRY GENERATORS (National Semiconductor)
DM74S188 - (32 x 8) 256-BIT TTL PROM (National Semiconductor)

📌 All Tags

Fairchild Semiconductor DM74S112-like datasheet

DM74S112 Stock/Price