Description
These P-Channel enhancement mode power field effect transistors are produced using Fairchild’s proprietary, planar stripe, DMOS technology.
Features
- -3.1A, -250V, RDS(on) = 2.1Ω @VGS = -10 V Low gate charge ( typical 10 nC) Low Crss ( typical 10.3 pF) Fast switching 100% avalanche tested Improved dv/dt capability
S D G!
!.
- ▶ ▲.
- G
S
D-PAK
FQD Series
I-PAK
G D S
FQU Series
!
D
Absolute Maximum Ratings
Symbol VDSS ID IDM VGSS EAS IAR EAR dv/dt PD
TC = 25°C unless otherwise noted
Parameter Drain-Source Voltage - Continuous (TC = 25°C) Drain Current - Continuous.