Datasheet4U Logo Datasheet4U.com

HD74HC564P - Octal D-type Flip-Flop

Download the HD74HC564P datasheet PDF (HD74HC564 included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for octal d-type flip-flop.

Description

These devices are positive edge triggered flip-flops.

The difference between HD74HC564 and HD74HC574 is only that the former has inverting outputs and the latter has noninvertering outputs.

Features

  • High Speed Operation: tpd (Clock to Output) = 13 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 15 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table Outputs Output Control Clock Data HD74HC564 HD74HD574 L H L H L L H L L L H X X Q0 Q0 X Z Z Q0 : level of Q before the indicated Steady-sate input conditions were.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HD74HC564_HitachiSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

  • HD74HC564P - Octal D-type Flip-Flops (Renesas)
  • HD74HC564 - Octal D-type Flip-Flops (Renesas)
  • HD74HC563 - Octal Transparent Latches (Renesas)
  • HD74HC51 - AND-OR-INVERT Gate (Renesas)
  • HD74HC533 - Octal D-type Transparent Latches (Renesas)
  • HD74HC534 - Octal D-type Flip-Flops (Renesas)
  • HD74HC540 - Octal Buffers/Line Drivers (Renesas)
  • HD74HC541 - Octal Buffers/Line Drivers (Renesas)
  • HD74HC573 - Octal Transparent Latches (Renesas)
  • HD74HC574 - Octal D-type Flip-Flops (Renesas)
Other Datasheets by Hitachi Semiconductor

Full PDF Text Transcription

Click to expand full text
HD74HC564/HD74HC574 Octal D-type Flip-Flops (with 3-state outputs) Description These devices are positive edge triggered flip-flops. The difference between HD74HC564 and HD74HC574 is only that the former has inverting outputs and the latter has noninvertering outputs. Data at the D inputs, meeting the set-up and hold time requirements, are transferred to the Q or Q outputs on positive going transitions of the clock (CK) input. when a high logic level is applied to the output cotrol (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |