1) Chnage AC Timing Characteristics tR Before 0.3 After 25 20 tCRRH 50 100 tRHOH 100 15 tRLOH 15 5 Nov. 21. 2006 Sep. 07. 2006 Preliminary May. 18. 2006 Preliminary His.

NAND INTERFACE - x8 or x16 bus width. - Multiplexed Address/ Data - Pinout compatibility for all densities FAST BLOCK ER.

and is subject to change without notice. Hynix does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev 0.4 / Mar. 2007 1 HY27UF(08/16)2G2A Series 2Gbit (256Mx8bit/128Mx16bit) NAND Flash Document Title 2.

HY27UF162G2B

HY27UF162G2M

HY27UF161G2A

HY27UF161G2M

HY27UF164G2B

HY27UF081G2A

HY27UF081G2M

HY27UF082G2A

HY27UF082G2B

HY27UF082G2M

HY27UF084G2B

HY27UF084G2M

HY27UA081G1M