Datasheet4U Logo Datasheet4U.com

HYMP112S64LMP8 - DDR2 SDRAM SO-DIMM

Download the HYMP112S64LMP8 datasheet PDF. This datasheet also covers the HYMP112S64MLP8 variant, as both devices belong to the same ddr2 sdram so-dimm family and are provided as variant models within a single manufacturer datasheet.

Description

and is subject to change without notice.

Hynix Semiconductor does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Features

  • 1GB (128M x 64) Unbuffered DDR2 SO - DIMM based on 128Mx8 DDR2 DDP SDRAMs JEDEC standard Double Data Rate2 Synchronous DRAMs (DDR2 SDRAMs) with 1.8V +/- 0.1V Power Supply All inputs and outputs are compatible with SSTL_1.8 interface OCD (Off-Chip Driver Impedance Adjustment) and ODT (On-Die Termination) Fully differential clock operations (CK & /CK) Programmable CAS Latency 3 / 4 /5 supported.
  • Programmable Burst Lengt.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HYMP112S64MLP8_HynixSemiconductor.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com DDR2 SDRAM SO-DIMM HYMP112S64(L)MP8 Revision History No. 0.1 History 1) Defined target spec. 2) Corrected Pin assignment table Date July 2004 Remark 128Mx64 bits This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.1/ July 2004 1 www.DataSheet4U.com DDR2 SDRAM SO-DIMM HYMP112S64(L)MP8 DESCRIPTION 128Mx64 bits Hynix HYMP112S64MP8 series is unbuffered 200-pin double data rate 2 Synchronous DRAM Small Outline Dual In-Line Memory Modules (DIMMs) which are organized as 128Mx64 high-speed memory arrays. Hynix HYMP112S64MP8 series consists of eight 128Mx8 DDR2 SDRAMs in 63 ball FBGA Dual Die Pacakge(DDP)s.
Published: |