Datasheet4U Logo Datasheet4U.com

ICS85311 - ECL/LVPECL Fanout Buffer

Description

The ICS85311 is a low skew, high performance 1-to-2 Differential-to-2.5V/3.3V ECL/ HiPerClockS™ LVPECL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS.

Features

  • 2 differential 2.5V/3.3V LVPECL / ECL outputs.
  • 1 CLK, nCLK input pair.
  • CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL.
  • Maximum output frequency up to 1GHz.
  • Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input.
  • Output skew: 15ps (maximum).
  • Part-to-part skew: 100ps (maximum).
  • Propagation delay: 1.4ns (maximum).
  • LVPECL mode.

📥 Download Datasheet

Datasheet preview – ICS85311

Datasheet Details

Part number ICS85311
Manufacturer ICST
File Size 194.40 KB
Description ECL/LVPECL Fanout Buffer
Datasheet download datasheet ICS85311 Datasheet
Additional preview pages of the ICS85311 datasheet.

📁 Similar Datasheet

  • ICS8530-01 - Differential-to-3.3V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS853052 - DUAL LVCMOS/LVTTL-TO-DIFFERENTIAL LVPECL MULTIPLEXER (IDT)
  • ICS8530I-01 - 1-To-16 Differentail-To-3.3V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS8536-01 - 1-to-6 Crystal / LVCMOS / Differential-to-3.3V / 2.5V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS853S006I - LVPECL/ECL Fanout Buffer (IDT)
  • ICS853S006I - LVPECL/ECL Fanout Buffer (Renesas)
  • ICS853S011BI - LVPECL/ECL Fanout Buffer (IDT)
  • ICS853S011CI - LVPECL/ECL Fanout Buffer (IDT)
  • ICS853S012I - LVPECL Clock/Data Multiplexer (IDT)
  • ICS853S012I - LVPECL Clock/Data Multiplexer (Renesas)
Other Datasheets by ICST

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS85311 Low Skew, 1-to-2 Differential-to-2.5V/3.3V ECL/LVPECL Fanout Buffer FEATURES • 2 differential 2.5V/3.3V LVPECL / ECL outputs • 1 CLK, nCLK input pair • CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL • Maximum output frequency up to 1GHz • Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input • Output skew: 15ps (maximum) • Part-to-part skew: 100ps (maximum) • Propagation delay: 1.4ns (maximum) • LVPECL mode operating voltage supply range: VCC = 2.375V to 3.465V, VEE = 0V • ECL mode operating voltage supply range: VCC = 0V, VEE = -2.375V to -3.
Published: |