8T74S208C-01 buffer equivalent, 2.5 v differential lvds clock divider and fanout buffer.
One differential input reference clock Differential pair can accept the following differential input levels: LVDS, LVPECL, CML Integrated input terminati.
demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the.
Image gallery
Download