6-output 3.3v pcie zero-delay buffer.
* 6
– 1-200 MHz Low-Power (LP) HCSL DIF pairs
* 9DBL0641 default ZOUT = 100
* 9DBL0651 default ZOUT = 85
* 9DBL06P1 factory programmable.
The 9DBL0641 / 9DBL0651 devices are 3.3V members of IDT's Full-Featured PCIe family. The 9DBL06 supports PCIe Gen1-4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems. It offers a choice of integrated output terminatio.
Image gallery
TAGS
Download (Size : 300.43KB)