Datasheet4U Logo Datasheet4U.com

9FGL0851 - 8-Output 3.3V PCIe Clock Generator

Download the 9FGL0851 datasheet PDF. This datasheet also covers the 9FGL0841 variant, as both devices belong to the same 8-output 3.3v pcie clock generator family and are provided as variant models within a single manufacturer datasheet.

Description

The 9FGL0841 / 9FGL0851 devices are 8-output clock generators in IDT's 3.3V Full-Featured PCIe family.

Each output has a dedicated OE# pin for clock management.Two different spread spectrum levels in addition to spread off are supported.

4 Common Cl

Features

  • 8 100MHz Low-Power HCSL (LP-HCSL) DIF pairs:.
  • 9FGL0841 default Zo = 100Ω.
  • 9FGL0851 default Zo = 85Ω.
  • 1 3.3V LVCMOS REF output; Wake-On-LAN (WOL) support.
  • See AN-891 for easy AC-coupling to other logic families Key Specifications.
  • PCIe Gen1.
  • 4 CC compliant; Gen2.
  • 3 SRIS compliant.
  • DIF cycle-to-cycle jitter < 50ps.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (9FGL0841-IDT.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 9FGL0851
Manufacturer IDT
File Size 323.08 KB
Description 8-Output 3.3V PCIe Clock Generator
Datasheet download datasheet 9FGL0851 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
8-Output 3.3V PCIe Clock Generator 9FGL0841 / 9FGL0851 Datasheet Description The 9FGL0841 / 9FGL0851 devices are 8-output clock generators in IDT's 3.3V Full-Featured PCIe family. Each output has a dedicated OE# pin for clock management.Two different spread spectrum levels in addition to spread off are supported. The 9FGL0841 / 9FGL0851 supports PCIe Gen1–4 Common Clocked architectures (CC) and PCIe Separate Reference no-Spread (SRnS) and Separate Reference Independent Spread (SRIS) clocking architectures. Typical Applications ▪ Servers/High-Performance Computing/Accelerators ▪ Storage ▪ Embedded systems/Industrial control Output Features ▪ 8 100MHz Low-Power HCSL (LP-HCSL) DIF pairs: • 9FGL0841 default Zo = 100Ω • 9FGL0851 default Zo = 85Ω ▪ 1 3.
Published: |