Datasheet4U Logo Datasheet4U.com

ICS514 - PLL CLOCK GENERATOR

Datasheet Summary

Description

The ICS514 LOCOTM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input.

The name LOCO stands for Low Cost Oscillator, as it is designed to replace crystal oscillators in most electronic systems.

Features

  • Packaged as 8-pin SOIC or die.
  • Pb (lead) free package.
  • IDT’s lowest cost PLL clock plus reference.
  • Produces common computer frequencies.
  • Input crystal frequency typically 14.3182 MHz.
  • Output.

📥 Download Datasheet

Datasheet preview – ICS514

Datasheet Details

Part number ICS514
Manufacturer IDT
File Size 132.57 KB
Description PLL CLOCK GENERATOR
Datasheet download datasheet ICS514 Datasheet
Additional preview pages of the ICS514 datasheet.

📁 Similar Datasheet

  • ICS514 - PLL Clock Generator (Integrated Circuit Systems)
  • ICS511 - PLL CLOCK MULTIPLIER (Renesas)
  • ICS512 - PLL Clock Multiplier (Integrated Circuit Systems)
  • ICS513 - PLL Clock Generator (Integrated Circuit Systems)
  • ICS501 - PLL CLOCK MULTIPLIER (Renesas)
  • ICS501 - LOCO PLL Clock Multiplier (Integrated Circuit Systems)
  • ICS501A - PLL CLOCK MULTIPLIER (Renesas)
  • ICS501B - PLL CLOCK MULTIPLIER (Renesas)
  • ICS501B - LOCO PLL Clock Multiplier (Integrated Circuit Systems)
  • ICS502 - LOCO PLL Clock Multiplier (Integrated Circuit Systems)
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
LOCO™ PLL CLOCK GENERATOR DATASHEET ICS514 Description The ICS514 LOCOTM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for Low Cost Oscillator, as it is designed to replace crystal oscillators in most electronic systems. Using Phase-Locked Loop (PLL) techniques, the device uses a standard, inexpensive crystal to produce output clocks up to 66.66 MHz. Stored in the chip’s ROM is the ability to generate five different output frequencies, allowing one chip to work in different speed processor systems. The device also has a power-down mode that turns off the clock outputs when both select pins are low. In this mode, the internal PLL is not running.
Published: |