Datasheet4U Logo Datasheet4U.com

ICS670-01 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER

Description

The ICS670-01 is a high-speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT’s proprietary analog/digital Phase Locked Loop (PLL) techniques.

The zero delay feature means that the rising edge of the input clock aligns with the rising edges of the outputs.

Features

  • Packaged in 16-pin SOIC.
  • Pb (lead) free package, RoHS compliant.
  • Clock inputs from 5 to 160.

📥 Download Datasheet

Datasheet preview – ICS670-01

Datasheet Details

Part number ICS670-01
Manufacturer IDT
File Size 88.54 KB
Description LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
Datasheet download datasheet ICS670-01 Datasheet
Additional preview pages of the ICS670-01 datasheet.

📁 Similar Datasheet

  • ICS670-01 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (Renesas)
  • ICS670-03 - LOW PHASE NOISE ZERO-DELAY BUFFER/MULTIPLIER (Renesas)
  • ICS671-01 - ZERO DELAY LOW SKEW BUFFER/MULTIPLIER (Renesas)
  • ICS671-03 - LOW SKEW BUFFER (Renesas)
  • ICS671-06 - Low Skew Buffer (Integrated Circuit Systems)
  • ICS671-15 - Low Skew Buffer (Integrated Circuit Systems)
  • ICS672-01 - QUADRACLOCK QUADRATURE DELAY BUFFER (Renesas)
  • ICS672-02 - QUADRACLOCK QUADRATURE DELAY BUFFER (Renesas)
  • ICS674-01 - USER CONFIGURABLE DIVIDER (Renesas)
  • ICS601-01 - LOW PHASE NOISE CLOCK MULTIPLIER (Renesas)
Other Datasheets by IDT
  • ICS670-02 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
  • ICS670-03 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
  • ICS670-04 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
  • ICS673-01 - PLL BUILDING BLOCK
  • ICS674-01 - USER CONFIGURABLE DIVIDER
  • ICS650-11 - NETWORKING CLOCK SYNTHESIZER
  • ICS650-41 - SPREAD SPECTRUM CLOCK SYNTHESIZER
  • ICS650-44 - SPREAD SPECTRUM CLOCK SYNTHESIZER

Full PDF Text Transcription

Click to expand full text
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER DATASHEET ICS670-01 Description The ICS670-01 is a high-speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT’s proprietary analog/digital Phase Locked Loop (PLL) techniques. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of the outputs. There are two identical outputs on the chip. FBCLK should be connected to FBIN. Each output has its own output enable pin. The ICS670-01 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to video. By allowing off-chip feedback paths, the ICS670-01 can eliminate the delay through other devices. The 15 different on-chip multipliers work in a variety of applications.
Published: |