Datasheet4U Logo Datasheet4U.com

ICS853S014I - LVPECL/ECL Fanout Buffer

General Description

The ICS853S014I is a low skew, high performance 1-to-5, 2.5V/3.3V Differential-to-LVPECL/ECL Fanout Buffer.

The ICS853S014I has two selectable clock inputs.

Key Features

  • Five differential LVPECL/ECL outputs.
  • Two selectable differential LVPECL clock inputs.
  • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL.
  • Maximum output frequency: 2GHz.
  • Output skew: 55ps (maximum).
  • Part-to-part skew: 100ps (maximum).
  • Propagation delay: 500ps (maximum).
  • Additive phase jitter, RMS: 0.10ps (maximum).
  • LVPECL mode operating voltage supply range: VCC = 2.375.

📥 Download Datasheet

Datasheet Details

Part number ICS853S014I
Manufacturer IDT
File Size 221.12 KB
Description LVPECL/ECL Fanout Buffer
Datasheet download datasheet ICS853S014I Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Low Skew, 1-to-5, Differential-to-2.5V, 3.3V LVPECL/ECL Fanout Buffer ICS853S014I DATA SHEET General Description The ICS853S014I is a low skew, high performance 1-to-5, 2.5V/3.3V Differential-to-LVPECL/ECL Fanout Buffer. The ICS853S014I has two selectable clock inputs. Guaranteed output and part-to-part skew characteristics make the ICS853S014I ideal for those applications demanding well defined performance and repeatability. Features • Five differential LVPECL/ECL outputs • Two selectable differential LVPECL clock inputs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL • Maximum output frequency: 2GHz • Output skew: 55ps (maximum) • Part-to-part skew: 100ps (maximum) • Propagation delay: 500ps (maximum) • Additive phase jitter, RMS: 0.