ICS9DBL411 Key Features
- Low power differential fanout buffer for PCIExpress and CPU clocks 20-pin MLF or TSSOP packaging
- low power differential output pairs Individual OE# control of each output pair
- Output cycle-cycle jitter < 25ps additive Output to output skew: < 50ps
