Datasheet4U Logo Datasheet4U.com

IDT72V90823 - 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH

General Description

The IDT72V90823 is a non-blocking digital switch that has a capacity of 2,048 x 2,048 channels at a serial bit rate of 8.192 Mb/s, 1,024

Key Features

  • 2,048 x 2,048 channel non-blocking switching at 8.192 Mb/s.
  • Per-channel variable or constant throughput delay.
  • Automatic identification of ST-BUS®/GCI interfaces.
  • Accept streams of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s.
  • Automatic frame offset delay measurement.
  • Per-stream frame delay offset programming.
  • Per-channel high impedance output control.
  • Per-channel Processor Mode.
  • Control interface compatible to Intel/Moto.

📥 Download Datasheet

Datasheet Details

Part number IDT72V90823
Manufacturer IDT
File Size 241.65 KB
Description 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
Datasheet download datasheet IDT72V90823 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT72V90823 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH Renesas
IDT72V01 3.3 VOLT CMOS ASYNCHRONOUS FIFO Renesas
IDT72V01 3.3 VOLT CMOS ASYNCHRONOUS FIFO Integrated Device Technology
IDT72V02 3.3 VOLT CMOS ASYNCHRONOUS FIFO Integrated Device Technology
IDT72V02 3.3 VOLT CMOS ASYNCHRONOUS FIFO Renesas

Other Datasheets by IDT

Part Number Description
IDT72V2101 CMOS FIFO memories
IDT72V2103 CMOS FIFO memories
IDT72V2111 CMOS FIFO memories
IDT72V2113 CMOS FIFO memories
IDT72V261LA CMOS FIFO memories

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 IDT72V90823 FEATURES: • 2,048 x 2,048 channel non-blocking switching at 8.192 Mb/s • Per-channel variable or constant throughput delay • Automatic identification of ST-BUS®/GCI interfaces • Accept streams of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s • Automatic frame offset delay measurement • Per-stream frame delay offset programming • Per-channel high impedance output control • Per-channel Processor Mode • Control interface compatible to Intel/Motorola CPUs • Connection memory block programming • IEEE-1149.1 (JTAG) Test Port • Available in 84-pin Plastic Leaded Chip Carrier (PLCC), 100-pin Ball Grid Array (BGA), 100-pin Plastic Quad Flatpack (PQFP) and 100-pin Thin Quad Flatpack (TQFP) • 3.