logo

IS61DDP2B41M18C Datasheet, ISSI

IS61DDP2B41M18C Datasheet, ISSI

IS61DDP2B41M18C

datasheet Download (Size : 1.05MB)

IS61DDP2B41M18C Datasheet

IS61DDP2B41M18C sram

18mb ddr-iip cio synchronous sram.

IS61DDP2B41M18C

datasheet Download (Size : 1.05MB)

IS61DDP2B41M18C Datasheet

IS61DDP2B41M18C Features and benefits

IS61DDP2B41M18C Features and benefits

DESCRIPTION
* 512Kx36 and 1Mx18 configuration available.
* On-chip Delay-Locked Loop (DLL) for wide data valid window.
* Common I/O read and write ports.

IS61DDP2B41M18C Application

IS61DDP2B41M18C Application

where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system o.

IS61DDP2B41M18C Description

IS61DDP2B41M18C Description


* 512Kx36 and 1Mx18 configuration available.
* On-chip Delay-Locked Loop (DLL) for wide data valid window.
* Common I/O read and write ports.
* Synchronous pipeline read with self-timed late write operation.
* Double Data Rate (D.

Image gallery

IS61DDP2B41M18C Page 1 IS61DDP2B41M18C Page 2 IS61DDP2B41M18C Page 3

TAGS

IS61DDP2B41M18C
18Mb
DDR-IIP
CIO
SYNCHRONOUS
SRAM
ISSI

Manufacturer


ISSI

Related datasheet

IS61DDP2B41M18A

IS61DDP2B41M18A1

IS61DDP2B41M18A2

IS61DDP2B41M18C1

IS61DDP2B41M18C2

IS61DDP2B41M36A

IS61DDP2B41M36A1

IS61DDP2B41M36A2

IS61DDP2B42M18A

IS61DDP2B42M18A1

IS61DDP2B42M18A2

IS61DDP2B42M36A

IS61DDP2B42M36A1

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts