| Part number | IS61DDP2B41M18C1, IS61DDP2B41M18C |
|---|---|
| Manufacturer | ISSI |
| File Size | 1.05 MB |
| Description | 18Mb DDR-IIP CIO SYNCHRONOUS SRAM |
| Datasheet |
 IS61DDP2B41M18C-ISSI.pdf
|
| Note |
This datasheet PDF includes multiple part numbers: IS61DDP2B41M18C1, IS61DDP2B41M18C. Please refer to the document for exact specifications by model. |
512Kx36 and 1Mx18 configuration available. On-chip Delay-Locked Loop (DLL) for wide data valid window. Common I/O read and write ports. Synchronous pipeline read with self-timed late write operation. Double Data Rate (DDR) interface for read and write input ports. 2.0 cycle read latency. Fixed 4-bit burst for read and write operations. Clock stop support. Two input clocks (K and K#) for address and control registering at rising edges only.
📁 IS61DDP2B41M18C1 Similar Datasheet
