IS61NLF204818A sram equivalent, 36mb state bus sram.
* 100 percent bus utilization
* No wait cycles between Read and Write
* Internal self-timed write cycle
* Individual Byte Write Control
* Single Read/.
They are organized as 1M words by 36 bits and 2M words by 18
bits, fabricated with ISSI's advanced CMOS technology.
In.
Image gallery
Download