Datasheet4U Logo Datasheet4U.com

IS67WVE2M16TALL - 32Mb Async/Page PSRAM

Download the IS67WVE2M16TALL datasheet PDF. This datasheet also covers the IS66WVE2M16EALL variant, as both devices belong to the same 32mb async/page psram family and are provided as variant models within a single manufacturer datasheet.

Description

PSRAM products are high-speed, CMOS pseudo-static random access memory developed for low-power, portable applications.

The 32Mb DRAM core device is organized as 2 Meg x 16 bits.

Features

  • Asynchronous and page mode interface.
  • Dual voltage rails for optional performance.
  • ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V.
  • BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V.
  • CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V.
  • Page mode read access.
  • Interpage Read access : 60ns, 70ns.
  • Intrapage Read access : 25ns.
  • Low Power Consumption.
  • Asynchronous Operation < 30 mA.
  • Intrapage Read < 23mA.
  • Standby < 180 µA (max. ).
  • Deep power-down (DPD).
  • ALL/CLL: < 3µA (Typ).

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IS66WVE2M16EALL-ISSI.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS66/67WVE2M16EALL/EBLL/ECLL IS66/67WVE2M16TALL/TBLL/TCLL 32Mb Async/Page PSRAM SEPTEMBER 2022 Overview The IS66/67WVE2M16EALL/BLL/CLL and IS66/67WVE2M16TALL/BLL/CLL are integrated memory device containing 32Mbit Pseudo Static Random Access Memory using a self-refresh DRAM array organized as 2M words by 16 bits. The device includes several power saving modes : Partial Array Refresh mode where data is retained in a portion of the array and Deep Power Down mode. Both these modes reduce standby current drain. The die has separate power rails, VDDQ and VSSQ for the I/O to be run from a separate power supply from the device core. Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.
Published: |