Datasheet Details
| Part number | ICSSSTU32866 |
|---|---|
| Manufacturer | Integrated Circuit System |
| File Size | 202.68 KB |
| Description | 25-Bit Configurable Registered Buffer |
| Datasheet |
|
|
|
|
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.
All clock and data inputs are compatible with the JEDEC standard for SSTL_18.
The control inputs are LVCMOS.
| Part number | ICSSSTU32866 |
|---|---|
| Manufacturer | Integrated Circuit System |
| File Size | 202.68 KB |
| Description | 25-Bit Configurable Registered Buffer |
| Datasheet |
|
|
|
|
Note: Below is a high-fidelity text extraction (approx. 800 characters) for ICSSSTU32866. For precise diagrams, and layout, please refer to the original PDF.
Integrated Circuit Systems, Inc. ICSSSTU32866 Advance Information www.DataSheet4U.com 25-Bit Configurable Registered Buffer Recommended Application: • DDR2 Memory Modules...
| Part Number | Description |
|---|---|
| ICS1562 | programmable differential Output Video Dot Clock Generator |
| ICS1562A | User-programmable differential Output Graphics Clock Generator |
| ICS1562B | User-programmable differential Output Graphics Clock Generator |
| ICS855011 | 1-to-2 Differential-to-2.5V/3.3V CML Fanout Buffer |
| ICS858011 | 1-TO-2 DIFFERNTIAL-TO-CML FANOUT BUFFER |
| ICS873032 | 5V LVPECL/ECL CLOCK GENERATOR |
| ICS873034 | 3.3V LVPECL/ECL CLOCK GENERATOR |
| ICS94235 | Programmable System Clock Chip |
| ICS94236 | Programmable System Clock Chip |