ICS9148-12 Datasheet PDF (Pentium/ProTM System Clock Chip) | Download Integrated Circuit Systems ICS9148-12

ICS9148-12 - Pentium/ProTM System Clock Chip

Description

The ICS9148-12 is a Clock Synthesizer chip for Pentium and PentiumPro CPU based Desktop/Notebook systems that will provide all necessary clock timing.

Features

include four strong CPU, seven PCI and eight SDRAM clocks. Two reference outputs are available equal to the crystal frequency. Stronger drive CPUCLK outputs typically provide greater than 1 V/ns slew rate into 20pF loads. This device meets rise and fall requirements with 2 loads per CPU output (ie, one clock to CPU and NB chipset, one clock to two L2 cache inputs). PWR_DWN# pin allows low power mode by stopping crystal OSC and PLL stages. For optional power management, CPU_STOP# can stop CPU (0:.

Datasheet Details

Part number	ICS9148-12
Manufacturer	Integrated Circuit Systems
File Size	743.88 KB
Description	Pentium/ProTM System Clock Chip
Datasheet	ICS9148-12 Datasheet
Additional preview pages of the ICS9148-12 datasheet.

📁 Similar Datasheet

ICS9148-25 - Pentium/Pro System and Cyrix Clock Chip (ICST)

ICS9112-26 - Low Skew Output Buffer (Renesas)

ICS9112A-16 - Low Skew Output Buffer (Renesas)

ICS91305 - High Performance Communication Buffer (Renesas)

ICS91305I - High Performance Communication Buffer (Renesas)

ICS9169-01 - Frequency Generator and Integrated Buffers (Renesas)

ICS91718 - Clock Generator (Renesas)

ICS91720 - Clock Generator (Renesas)

ICS91730 - Clock Generator (Renesas)

ICS9173B - VIDEO GENLOCK PLL (Renesas)

Full PDF Text Transcription

Click to expand full text

Integrated Circuit Systems, Inc. ICS9148-12 Pentium/ProTM System Clock Chip General Description The ICS9148-12 is a Clock Synthesizer chip for Pentium and PentiumPro CPU based Desktop/Notebook systems that will provide all necessary clock timing. Features include four strong CPU, seven PCI and eight SDRAM clocks. Two reference outputs are available equal to the crystal frequency. Stronger drive CPUCLK outputs typically provide greater than 1 V/ns slew rate into 20pF loads. This device meets rise and fall requirements with 2 loads per CPU output (ie, one clock to CPU and NB chipset, one clock to two L2 cache inputs). PWR_DWN# pin allows low power mode by stopping crystal OSC and PLL stages.

Published: Feb 6, 2006 |