ICS8745BI-21 Datasheet (1:1 Differential-to-LVDS Zero Delay Clock Generator)

Part: ICS8745BI-21
Manufacturer: Integrated Device Technology
Size: 790.17 KB

ICS8745BI-21 Key Features

One differential LVDS output designed to meet
Differential CLK, nCLK input pair
CLKx, nCLKx pair can accept the following differential
Output frequency range: 31.25MHz to 700MHz
Input frequency range: 31.25MHz to 700MHz
VCO range: 250MHz to 700MHz
External feedback for “zero delay” clock regeneration
Programmable dividers allow for the following output-to-input
Cycle-to-cycle jitter: 30ps (maximum)
Output skew: 40ps (maximum)

Related Integrated Device Technology Datasheets

Part Number	Description
ICS874001I-05	PCI EXPRESS JITTER ATTENUATOR
ICS874003-02	PCI EXPRESS JITTER ATTENUATOR
ICS874003-04	PCI EXPRESS Jitter Attenuator
ICS874003-05	PCI EXPRESS JITTER ATTENUATOR
ICS874005-04	PCI EXPRESS JITTER ATTENUATOR

ICS8745BI-21 Description

Features The ICS8745BI-21 is a highly versatile 1:1 LVDS Clock Generator. The ICS8745BI-21 has a fully integrated PLL and can be configured as a zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 700MHz. The Reference Divider, Feedback Divider and Output Divider are each programmable, thereby allowing for the following output-to-input frequency ratios:.