Datasheet4U Logo Datasheet4U.com

IDT70V3589S - HIGH-SPEED SYNCHRONOUS DUAL-PORT STATIC RAM

This page provides the datasheet information for the IDT70V3589S, a member of the IDT70V3589 HIGH-SPEED SYNCHRONOUS DUAL-PORT STATIC RAM family.

Datasheet Summary

Description

The IDT70V3599/89 is a high-speed 128/64K x 36 bit synchronous Dual-Port RAM.

The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports.

Registers on control, data, and address inputs provide minimal setup and hold times.

Features

  • True Dual-Port memory cells which allow simultaneous access of the same memory location.
  • High-speed data access.
  • Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max. ).
  • Industrial: 4.2ns (133MHz) (max. ).
  • Selectable Pipelined or Flow-Through output mode.
  • Counter enable and repeat features.
  • Dual chip enables allow for depth expansion without additional logic.
  • Full synchronous operation on both ports.
  • 6ns cycle time, 166MHz operation (12Gbps band.

📥 Download Datasheet

Datasheet preview – IDT70V3589S

Datasheet Details

Part number IDT70V3589S
Manufacturer Integrated Device Technology
File Size 205.91 KB
Description HIGH-SPEED SYNCHRONOUS DUAL-PORT STATIC RAM
Datasheet download datasheet IDT70V3589S Datasheet
Additional preview pages of the IDT70V3589S datasheet.
Other Datasheets by Integrated Device Technology

Full PDF Text Transcription

Click to expand full text
HIGH-SPEED 3.3V 128/64K x 36 IDT70V3599/89S SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE LEAD FINISH (containing SnPb) are obsolete excluding the BGA and Hermetic packages Features: ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location ◆ High-speed data access – Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max.) – Industrial: 4.2ns (133MHz) (max.) ◆ Selectable Pipelined or Flow-Through output mode ◆ Counter enable and repeat features ◆ Dual chip enables allow for depth expansion without additional logic ◆ Full synchronous operation on both ports – 6ns cycle time, 166MHz operation (12Gbps bandwidth) – Fast 3.6ns clock to data out – 1.7ns setup to clock and 0.
Published: |