IS61DDPB22M36 srams equivalent, ddr-iip (burst of 2) cio synchronous srams.
* 2M x 36 or 4M x 18.
* On-chip delay-locked loop (DLL) for wide data valid window.
* Common data input/output bus.
* Synchronous pipeline read with self-.
Image gallery
Download