Datasheet4U Logo Datasheet4U.com

HSP48212 - Digital Video Mixer

Description

NAME CLK DINA0-11 PLCC PIN 9 29-31 33-34 36-38 40-43 10-15, 17 19-23 62-65 67-68 2-7 28 TYPE I I DESCRIPTION Clock Input.

All signal pins are synchronous with respect to this clock except LD, DEL, OE, and BYPASS.

Input Data Bus.

Features

  • 12-Bit Pixel Data.
  • Two’s Complement or Unsigned Data.
  • 12-Bit Mix Factor.
  • 13-Bit Signed or Unsigned Three State Output.
  • Overflow Detection and Output Saturation.
  • Rounding to 8, 10, 12, or 13-Bits.
  • Input and Output Pixel Data Synchronous to Clock.
  • Programmable Pipeline Delay of up to 7 Clock Cycles for Control of Misaligned Input Data.
  • TTL Compatible Inputs/Outputs.
  • DC to 40MHz Clock Rate.

📥 Download Datasheet

Datasheet preview – HSP48212

📁 Similar Datasheet

  • HSP-1920 - Component INTERFACE CONTROLLER (Digital View)
  • HSP-4096 - HDMI INTERFACE CONTROLLER (Digital View)
  • HSP051-2W3Y - Automotive 2-line ESD protection (STMicroelectronics)
  • HSP051-4M5 - 4-line ESD protection (STMicroelectronics)
  • HSP051-4N10 - 4-line ESD protection (STMicroelectronics)
  • HSP053-4M5 - 4-line ESD protection (STMicroelectronics)
  • HSP061-4NY8 - 4-line ESD protection (ST Microelectronics)
  • HSP181-2W3Y - Automotive grade 18V dual-line high speed port protection (STMicroelectronics)
  • HSP3824 - Direct Sequence Spread Spectrum Baseband Processor (Harris Corporation)
  • HSP50210 - Digital Costas Loop (Renesas)
Other Datasheets by Intersil Corporation

Full PDF Text Transcription

Click to expand full text
HSP48212 Data Sheet May 1999 File Number 3627.2 Digital Video Mixer The Intersil HSP48212 is a 68 pin Digital Video Mixer IC intended for use in multimedia and medical imaging applications. The HSP48212 allows the user to mix two video sources based on a programmable weighting factor. After weighting the input data signals, the Video Mixer simply adds the two weighted signals mathematically. This results in the mixed output, which is a weighted sum of the two sources. The input and output interfaces are synchronous with respect to the input clock, simplifying the user interface requirements.
Published: |