Datasheet4U Logo Datasheet4U.com

HSP48908 - Two Dimensional Convolver

General Description

NAME VCC GND CLK DIN-07 ClN0-9 PLCC PIN 21, 42, 63, 84 19, 48, 54, 61, 69, 76, 82 20 1-8 9-18 I I I TYPE DESCRIPTION The +5V power supply pins.

0.1µF capacitors between the VCC and GND pins are recommended.

The device ground.

Key Features

  • Single Chip 3 x 3 Kernel Convolution.
  • Programmable On-Chip Row Buffers.
  • DC to 32MHz Clock Rate.
  • Cascadable for Larger Kernels and Images.
  • On-Chip 8-Bit ALU.
  • Dual Coefficient Mask Registers, Switchable in a Single Clock Cycle.
  • 8-Bit Signed or Unsigned Input and Coefficient Data.
  • 20-Bit Extended Precision Output.
  • Standard µP Interface.
  • Low Power CMOS.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HSP-1920 Component INTERFACE CONTROLLER Digital View
HSP-4096 HDMI INTERFACE CONTROLLER Digital View
HSP051-2W3Y Automotive 2-line ESD protection STMicroelectronics
HSP051-4M5 4-line ESD protection STMicroelectronics
HSP051-4N10 4-line ESD protection STMicroelectronics

Other Datasheets by Intersil (Renesas)

Part Number Description
HSP48901 3 x 3 Image Filter
HSP48212 Digital Video Mixer
HSP48410 Histogrammer/Accumulating Buffer
HSP43124 Serial I/O Filter
HSP43168 Dual FIR Filter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HSP48908 Data Sheet May 1999 File Number 2456.5 Two Dimensional Convolver The Intersil HSP48908 is a high speed Two Dimensional Convolver which provides a single chip implementation of a video data rate 3 x 3 kernel convolution on two dimensional data. It eliminates the need for external data storage through the use of the on-chip row buffers which are programmable for row lengths up to 1024 pixels. There are Internal Register banks for storing two independent 3 x 3 filter kernels, thus facilitating the implementation of adaptive filters and multiple filter operations on the same data. The pixel data path also includes an on-chip ALU for performing real-time arithmetic and logical pixel point operations.