* High Speed: tPD = 3.5 ns (Typ) at VCC = 5.0 V Low Power Dissipation: ICC = 1 mA (Max) at TA = 25°C Power Down Protection Provided on Inputs Balanced Propagation Delays Pin and Function Compatible with Other Standard Logic Famili
L74VHC1G125 Datasheet (482.52 KB)
L74VHC1G125
LRC
482.52 KB
Noninverting 3-state buffer.
LESHAN RADIO COMPANY, LTD. Noninverting 3 State Buffer L74VHC1G125 The L74VHC1G125 is an advanced high speed CMOS noninverting 3 state buffer.
📁 Related Datasheet
L74VHC1G132 2-Input NAND Schmitt Trigger (LRC)
L74VHC1G135 2-Input NANDSchmitt-Trigger (LRC)
L74VHC1G14 Schmitt-Trigger Inverter (LRC)
L74VHC1G00 2-Input NAND Gate (LRC)
L74VHC1G01 2-Input NAND Gate (LRC)
L74VHC1G02 2-Input NOR Gate (LRC)
L74VHC1G03 2-Input NAND Gate (LRC)
L74VHC1G04 Inverter (LRC)
L74VHC1G05 Inverter (LRC)
L74VHC1G07 Noninverting Buffer (LRC)
