DSP32C-F35 Overview
Contents of the PDR register may fail to be transferred to memory during a DMA write operation when the falling edge of PEN or PWN aligns near the trailing edge of the output clock (CKO). If an external device overwrites the PDR, the DMA transaction is not pleted. The status of the parallel data full (PDF) flag and associated pin may be corrupted during this transaction.