Datasheet4U Logo Datasheet4U.com

DS28E36 - DeepCover Secure Authenticator

General Description

The DS28E36 is a DeepCover® secure authenticator that provides a core set of cryptographic tools derived from integrated asymmetric (ECC-P256) and symmetric (SHA-256) security functions.

Key Features

  • ECC-256 Compute Engine.
  • FIPS 186 ECDSA P256 Signature and Verification.
  • ECDH Key Exchange with Authentication Prevents Man-in-the-Middle Attacks.
  • ECDSA Authenticated R/W of Configurable Memory.
  • SHA-256 Compute Engine.
  • FIPS 180 MAC for Secure Download/Boot Operations.
  • FIPS 198 HMAC for Bidirectional Authentication and Optional GPIO Control.
  • Two GPIO Pins with Optional Authentication Control.
  • Open-Drain, 4mA/0.4V.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS28E30 1-Wire ECDSA Secure Authenticator Analog Devices
DS28E35 DeepCover Secure Authenticator Analog Devices
DS28E02 1-Wire SHA-1 Authenticator 1Kb EEPROM Maxim Integrated Products
DS28E07 1-Wire EEPROM Analog Devices
DS28E10 1-Wire SHA-1 Authenticator Maxim Integrated Products

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
DS28E38 Secure ECDSA Authenticator
DS28E39 DeepCover Secure ECDSA Bidirectional Authenticator
DS28E01-100 1Kb Protected 1-Wire EEPROM
DS28E04-100 4096-Bit Addressable 1-Wire EEPROM
DS28E05 1-Wire EEPROM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS28E36 EVALUATION KIT AVAILABLE Request Security User Guide and Developer Software › DeepCover Secure Authenticator General Description The DS28E36 is a DeepCover® secure authenticator that provides a core set of cryptographic tools derived from integrated asymmetric (ECC-P256) and symmetric (SHA-256) security functions. In addition to the security services provided by the hardware implemented crypto engines, the device integrates a FIPS/NIST true random number generator (RNG), 8Kb of secured EEPROM, a decrement-only counter, two pins of configurable GPIO, and a unique 64-bit ROM identification number (ROM ID). This unique ROM ID is used as a fundamental input parameter for cryptographic operations and also serves as an electronic serial number within the application.