Datasheet4U Logo Datasheet4U.com

MAX9178 - Quad LVDS Line Driver

Description

The MAX9178 quad low-voltage differential signaling (LVDS) line driver with high-ESD tolerance is ideal for applications requiring high data rates and low power with reduced noise.

Features

  • o Flow-Through Pinout Simplifies PC Board Layout Reduces Crosstalk o Pin Compatible with DS90LV047A and MAX9123 o Guaranteed 400Mbps Data Rate o Single-Ended Inputs Tolerate 1V Overshoot/Undershoot o 250ps Maximum Pulse Skew o IEC 61000-4-2 Level 4 ESD Tolerance on LVDS Outputs o Conforms to ANSI TIA/EIA-644 LVDS Standard o Single +3.3V Supply MAX9178 Ordering Information PART MAX9178EUE MAX9178ETE TEMP RANGE -40°C to +85°C -40°C to +85°C PIN-.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX917 Beyond-the-Rails Comparators Maxim
MAX9170 4-Port LVDS and LVTTL-to-LVDS Repeaters Maxim Integrated
MAX9100 +1.0V Micropower SOT23 Comparators Maxim
MAX9101 +1.0V Micropower SOT23 Comparators Maxim Integrated
MAX9107 25ns / Dual/Quad/Single / Low-Power / TTL Comparators Maxim

Other Datasheets by Maxim Integrated (Analog Devices)

Part Number Description
MAX910 (MAX910 / MAX911) High SPeed Threshold Programmable Voltage Comparators
MAX911 (MAX910 / MAX911) High SPeed Threshold Programmable Voltage Comparators
MAX9121 Quad LVDS Line Receivers
MAX9122 Quad LVDS Line Receivers
MAX9123 Quad LVDS Line Driver

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 19-2856; Rev 0; 4/03 Quad LVDS Line Driver with High-ESD Tolerance and Flow-Through Pinout General Description The MAX9178 quad low-voltage differential signaling (LVDS) line driver with high-ESD tolerance is ideal for applications requiring high data rates and low power with reduced noise. The MAX9178 is guaranteed to transmit data at speeds up to 400Mbps (200MHz) over controlled impedance of media of approximately 100Ω. The transmission media can be printed circuit (PC) board traces, backplanes, or cables. The MAX9178 accepts four LVTTL/LVCMOS inputs and translates them to LVDS output signals. All inputs tolerate overshoot of VCC +1V and undershoot of -1V. The EN and EN inputs are ANDed together and control the high-impedance outputs.
Published: |