Datasheet4U Logo Datasheet4U.com

LAN91C111 - 10/100 Non-PCI Ethernet Single Chip MAC + PHY

Description

for Additional Details) Single 25 MHz Reference Clock for Both PHY and MAC

supporting PHYs physical media.

Low Power CMOS Design Supports Multiple Embedded Processor Host Interfaces - ARM - SH - Power PC - Coldfire

Features

  • Optional Configuration via Serial EEPROM Inter- face.
  • Supports 8, 16 and 32 Bit CPU Accesses.
  • Internal 32 Bit Wide Data Path (Into Packet Buffer Memory).
  • Built-in Transparent Arbitration for Slave Sequen- tial Access Architecture.
  • Flat MMU Architecture with Symmetric Transmit and Receive Structures and Queues.
  • 3.3V Operation with 5V Tolerant IO Buffers (See Pin List.

📥 Download Datasheet

Datasheet Details

Part number LAN91C111
Manufacturer Microchip
File Size 736.70 KB
Description 10/100 Non-PCI Ethernet Single Chip MAC + PHY
Datasheet download datasheet LAN91C111 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LAN91C111 10/100 Non-PCI Ethernet Single Chip MAC + PHY SMSC Corporation
LAN91C110 FEAST FAST ETHERNET CONTROLLER SMSC Corporation
LAN91C100 Fast Ethernet Controller SMSC Corporation
LAN91C100FD FEAST FAST ETHERNET CONTROLLER SMSC Corporation
LAN91C94 ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM SMSC

Other Datasheets by Microchip

Part Number Description
LAN9115 Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
LAN9116 Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
LAN9117 High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
LAN9118 High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
LAN9250 10/100 Industrial Ethernet Controller

Full PDF Text Transcription

Click to expand full text
LAN91C111 10/100 Non-PCI Ethernet Single Chip MAC + PHY Highlights • Single Chip Ethernet Controller • Dual Speed - 10/100 Mbps • Fully Supports Full Duplex Switched Ethernet • Supports Burst Data Transfer • 8 Kbytes Internal Memory for Receive and Trans- mit FIFO Buffers • Enhanced Power Management Features • Optional Configuration via Serial EEPROM Inter- face • Supports 8, 16 and 32 Bit CPU Accesses • Internal 32 Bit Wide Data Path (Into Packet Buffer Memory) • Built-in Transparent Arbitration for Slave Sequen- tial Access Architecture • Flat MMU Architecture with Symmetric Transmit and Receive Structures and Queues • 3.
Published: |