Datasheet4U Logo Datasheet4U.com

LAN91C111 - 10/100 Non-PCI Ethernet Single Chip MAC + PHY

General Description

for Additional Details) Single 25 MHz Reference Clock for Both PHY and MAC External 25Mhz-output pin for an external PHY supporting PHYs physical media.

ARM SH Power

Key Features

  • Datasheet.
  • Single Chip Ethernet Controller Dual Speed - 10/100 Mbps Fully Supports Full Duplex Switched Ethernet Supports Burst Data Transfer 8 Kbytes Internal Memory for Receive and Transmit FIFO Buffers Enhanced Power Management Features Optional Configuration via Serial EEPROM Interface Supports 8, 16 and 32 Bit CPU Accesses Internal 32 Bit Wide Data Path (Into Packet Buffer Mem.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LAN91C111 10/100 Non-PCI Ethernet Single Chip MAC + PHY Microchip
LAN91C94 ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM SMSC
LAN9115 Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller Microchip
LAN9116 Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller Microchip
LAN9117 High Performance Single-Chip 10/100 Non-PCI Ethernet Controller Microchip

Other Datasheets by SMSC (now Microchip Technology)

Part Number Description
LAN91C110 FEAST FAST ETHERNET CONTROLLER
LAN91C100 Fast Ethernet Controller
LAN91C100FD FEAST FAST ETHERNET CONTROLLER
LAN91C95 ISA/PCMCIA Full Duplex Single-Chip Ethernet and Modem Controller
LAN91C96 NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com LAN91C111 10/100 Non-PCI Ethernet Single Chip MAC + PHY PRODUCT FEATURES ■ ■ ■ ■ ■ Datasheet ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Single Chip Ethernet Controller Dual Speed - 10/100 Mbps Fully Supports Full Duplex Switched Ethernet Supports Burst Data Transfer 8 Kbytes Internal Memory for Receive and Transmit FIFO Buffers Enhanced Power Management Features Optional Configuration via Serial EEPROM Interface Supports 8, 16 and 32 Bit CPU Accesses Internal 32 Bit Wide Data Path (Into Packet Buffer Memory) Early TX, Early RX Functions Built-in Transparent Arbitration for Slave Sequential Access Architecture Flat MMU Architecture with Symmetric Transmit and Receive Structures and Queues 3.