SY100ELT22 translator equivalent, dual ttl-to-differential pecl translator.
* 300 ps Typical Propagation Delay
* <100 ps Output-to-Output Skew
* Differential PECL Outputs
* PNP TTL Inputs for Minimal Loading
* Flow-Through Pin.
that require the translation of a clock and a data signal.
The SY100ELT22 is compatible with positive ECL 100K logic lev.
Image gallery
Download